[1]
Shweta S. Chimurkar and Prof. P. J. Suryawanshi, “ANALYSIS OF 16 BIT RISC PROCESSOR USING LOW POWER PIPELINING”, JRPS, vol. 9, no. 2, pp. 14–18, Jun. 2018.