Shweta S. Chimurkar, & Prof. P. J. Suryawanshi. (2018). ANALYSIS OF 16 BIT RISC PROCESSOR USING LOW POWER PIPELINING. International Journal for Research Publication and Seminar, 9(2), 14–18. Retrieved from https://jrps.shodhsagar.com/index.php/j/article/view/1317