STUDY OF MULTITHREADING ABILITY OF CENTRAL PROCESSING UNIT
Keywords:
latency, efficiency, multithreading, multiple, scheduling, schedulerAbstract
In computer architecture, multithreading is ability of a central processing unit (CPU) or a single core within a multi-core processor to implement multiple processes or threads concurrently, appropriately supported by operating system. it plea differs from multiprocessing, as within multithreading processes & threads have to share resources of a single or multiple cores: computing units, CPU caches, & translation lookaside buffer (TLB). Multiprocessing systems include multiple complete processing, multithreading targets to increase utilization of a single core by using thread-level as well as instruction stage parallelism. As two approaches are complementary, they are sometimes combined within systems within multiple multithreading CPUs & within CPUs within multiple multithreading cores. A scheduler might aim at one of several goals, for example, maximizing throughput, minimizing response time, or minimizing latency, maximizing fairness. In practice, these goals often conflict, thus a scheduler would implement a acceptable agreement. Preference is given to any one of concerns mentioned above, depending upon user's needs & objectives. Objective of research is to enhance efficiency of scheduling dependent task using enhanced multithreading.
References
Remzi H. Arpaci-Dusseau; Andrea C. Arpaci-Dusseau (January 4, 2015). "Chapter 7: Scheduling: Introduction, Section 7.6: A New Metric: Response Time". Operating Systems: Three Easy Pieces (PDF). p. 6. Retrieved February 2, 2015.
Paul Krzyzanowski (2014-02-19). "Process Scheduling: Who gets to run next?". cs.rutgers.edu. Retrieved 2015-01-11.
Abraham Silberschatz, Peter Baer Galvin & Greg Gagne (2013). Operating System Concepts 9. John Wiley & Sons,Inc. ISBN 978-1-118-06333-0.
Here is C-code for FCFS
Early Windows at Wayback Machine
Sriram Krishnan. "A Tale of Two Schedulers Windows NT & Windows CE".
Inside Windows Vista Kernel: Part 1, Microsoft Technet
"Vista Kernel Improvements".
"Technical Note TN2028 - Threading Architectures".
"Mach Scheduling & Thread Interfaces".
http://www.ibm.com/developerworks/aix/library/au-aix5_cpu/index.html#N100F6
Molnár, Ingo (2007-04-13). "[patch] Modular Scheduler Core & Completely Fair Scheduler [CFS]". linux-kernel (Mailing list).
Downloads
Published
How to Cite
Issue
Section
License
Copyright (c) 2016 International Journal for Research Publication and Seminar
This work is licensed under a Creative Commons Attribution 4.0 International License.
Re-users must give appropriate credit, provide a link to the license, and indicate if changes were made. You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use. This license allows for redistribution, commercial and non-commercial, as long as the original work is properly credited.