SIMULATION OF POWER CONSUMPTION AND QUALITY OF HYBRID MULTIPLIER
Keywords:
Multiplier, Fractional Product Array, Multiplier Reduction Tree, Twin Precision Magnus, mass production factor, digital operationAbstract
It has been observed that it not simple to develop the digital systems. The objective of Proposed work is split into convenient subunits building blocks with the use of well-organized and efficient designers in any field. After that they utilize the standard subunits where there are acceptable. The building blocks used in proposed work would be adders, registers, and multiplexers in digital hardware. It is presented by the logic theory that all digital operations may be reduced to elementary logic functions. This paper use MATLAB as simulation tool in order to perform comparative analysis of traditional and proposed work. Simulation considers the influencing factors cost factor, power consumption factor, quality factor, mass production factor, pollution factor.
References
Neeta Sharma, Dr. Ravi Sindal “Modified booth multiplier using Wallace structure and efficient carry select adder” in International Journal of Computer Application, ISSN No: 0975-8887, Vol.68-No.13, April-2013, PP. 39-42.
Priya Sharma, Dr. Ravi Sindal “IMPLEMENTATION OF HIGH SPEED AND LOW POWER NOVEL RADIX 2 BOOTH MULTIPLIER USING 2248 BEC CONVERTER” in National Conference On Recent Developments In Electronics (Ncrde 2013), IEEE Delhi Chapter in January, 2013.
K.A.C. Bickerstaff, M. Schulte, and E.E. Swartzlander, Jr., “Reduced Area Multipliers,” Intl. Conf. on Application-Specific Array Processors, pp. 478-489,1993.
Prasanna Raj P, Rao, Ravi, “VLSI Design and Analysis of Multipliers for Low Power”, Intelligent Information Hiding and Multimedia Signal Processing, Fifth International Conference, pp.: 1354-1357, Sept. 2009.
Jagadeshwar Rao M, Sanjay Dubey,” A High Speed Wallace Tree Multiplier Using Modified Booth Algorithm for Fast Arithmetic Circuits” IOSR Journal of Electronics and Communication Engineering (IOSRJECE), Volume 3, PP 07-11, Issue 1 (Sep-Oct 2012).
Pouya Asadi, and Keivan Navi, “A new low power 32×32- bit multiplier”, World Applied Sciences Journal 2 (4): 341-347, 2007.
Purushottam D. Chidgupkar, and Mangesh T. Karad, “The implementation of algorithms in digital signal processing”, Global J. of Engineering Education, vol.8, no.2 © 2004 UICEE Published in Australia.
Michael Andrew Lia, “Arithmetic units for high performance processors”, Thesis for degree of Master of Science, University of California, 2002.
Soojin Kim, and Kyeongsoon Cho, “Design of high-speed modified Booth multipliers operating at GHz ranges”, World Academy of Science, Engineering and Technology, 2010.
Jagadeshwar Rao M, Sanjay Dubey,” A High Speed Wallace Tree Multiplier Using Modified Booth Algorithm for Fast Arithmetic Circuits” IOSR Journal of Electronics and Communication Engineering (IOSRJECE), Volume 3, PP 07-11, Issue 1 (Sep-Oct 2012).
Rabey, Nikolic, and Chandrasekhran, “Digital Integrated Circuits: A Design Perspective”, 2nd Edition, Prentice Hall, pp. 586-594, 2003.
Roy, Kaushik, Yeo, and Kiat-Seng, “Low voltage Low-power VLSI Subsystems”, McGraw-Hill, pp.124-141.
M. C. Wen, S. J. Wang, Y.N. Lin, “Low-Power parallel multiplier with column bypassing”, ELECTRONICS LETTERS, vol. 41, no. 10, 12th May 2005.
Weste, Neil H.E. Eshraghian, and Kamran, “CMOS VLSI Design: A Circuits and Systems Perspective”, 3rd Edition, Pearson Education, pp. 345-356, 2005.
A.D. Booth, “A signed binary multiplication technique”, Quart. J. Mech. Appl. Marh., vol. 4, pp. 236-240,1951.
O. L. MacSorley, “High speed arithmetic in binary computers”, Proc.IRE, vol.49,pp. 67-91, 1961.
L.P. Rubinfield,“A proof of the modified Booth‟s algorithm for multiplication”, IEEE Trans. Comput., vol. C-24, pp. 1014-1015, Oct.1975.
Razaidi Hussin, Ali Yeon Md. Shakaff, Norina Idris, Zaliman Sauli, Rizalafande Che IIsmail, and Afzan Kamaraudin, “An efficient modified Booth multiplier architecture”, International Conference on Electronic Design, 978-1-4244-2315-6/08,2008 IEEE.
C.S. Wallace, “A suggestion for fast multipliers”, IEEE Trans. Electronics Comput., vol. EC-13, pp.14-17, Feb.1964.
Parhami, Behrooz, “Computer Arithmetic: Algorithms and Hardware Designs”, Oxford University Press 2000.
Downloads
Published
How to Cite
Issue
Section
License
Copyright (c) 2018 International Journal for Research Publication and Seminar
This work is licensed under a Creative Commons Attribution 4.0 International License.
Re-users must give appropriate credit, provide a link to the license, and indicate if changes were made. You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use. This license allows for redistribution, commercial and non-commercial, as long as the original work is properly credited.
